What is claimed is:

1

2

4

5

6

8

9

10

11

9 10

1

2

3

5

1

2

1. A method of fabricating a semiconductor device, comprising:
forming a conductive region at the top of a semiconductor substrate;
forming a first interlayer dielectric layer on the semiconductor substrate over
the entirety of the conductive region;

forming a conductive line, which is to be connected to the conductive region, on the first interlayer dielectric layer;

forming a second interlayer dielectric layer on the conductive line;

removing portions of the first interlayer dielectric layer, conductive line, and second interlayer dielectric layer which overlie the conductive region to form a contact hole which exposes the conductive region; and

filling the contact hole with a conductive material to connect the conductive line to the conductive region.

2. The method of claim 1, wherein said removing of portions of the first interlayer dielectric layer, conductive line, and second interlayer dielectric layer comprises:

forming a patterned photosensitive film on the second interlayer dielectric layer, the patterned photosensitive film defining an opening therein having a width that is greater than the critical dimension of the conductive line,

etching the second interlayer dielectric layer using the photosensitive film pattern as an etch mask until the conductive line is exposed, and

etching the conductive line and the first interlayer dielectric layer using the etched second interlayer dielectric layer as an etch mask.

3. The method of claim 2, wherein the etching of the conductive line and the first interlayer dielectric layer comprises:

etching the conductive line using the etched second interlayer dielectric layer as an etch mask to expose the first interlayer dielectric layer, and

then discretely etching the exposed first interlayer dielectric layer.

4. The method of claim 2, wherein the etching of the second interlayer dielectric layer comprises an anisotropic etching process which produces inclined

>

sidewalls therein, whereby the cross-sectional area of an upper portion of the contact hole is greater than that of a lower portion thereof.

3

1

2

3

4

1

2

1

2

Öj Ch

3

4

5

6 7

8

9

10

11

12

- 5. The method of claim 3, wherein the etching of the second interlayer dielectric layer comprises an anisotropic etching process which produces inclined sidewalls therein, whereby the cross-sectional area of an upper portion of the contact hole is greater than that of a lower portion thereof.
- 6. The method of claim 2, and further comprising removing the photosensitive film pattern before the conductive line is etched.
- 7. The method of claim 3, and further comprising removing the photosensitive film pattern before the conductive line is etched.
- 8. The method of claim 1, wherein the forming of the conductive line comprises:

forming a dielectric film pattern defining a line-shaped opening on the first interlayer dielectric layer, and

depositing conductive material in the line-shaped opening.

9. A method of fabricating semiconductor devices, comprising: forming a conductive region at the top of a semiconductor substrate; forming a first interlayer dielectric layer on the semiconductor substrate over the entirety of the conductive region;

forming a conductive line, which is to be connected to the conductive region, on the first interlayer dielectric layer, the conductive line having a gap therein of a predetermined width;

forming a second interlayer dielectric layer on the conductive line such that a first portion of the second interlayer dielectric layer occupies the gap in the conductive line;

removing a portion of the first interlayer dielectric layer overlying the conductive region, the first portion of the second interlayer dielectric layer occupying



7

8

9

1

2

3

13

14

16

the gap in the conductive line, and a second portion of the second interlayer dielectric layer overlying the gap to form a contact hole; and

filling the contact hole with a conductive material to connect the conductive line to the conductive region.

10. The method of claim 9, wherein the of removing portions of the first and second interlayer dielectric layers comprises:

forming a photosensitive film pattern on the second interlayer dielectric layer, the photosensitive film pattern defining an opening therein having widths, in two orthogonal X and Y directions, that are greater than the critical dimension of and the width of the gap in the conductive line, respectively, and

etching the second portion of the second interlayer dielectric layer, the first portion of the second interlayer dielectric layer occupying the gap in the conductive line, and a portion of the first interlayer dielectric layer underlying the gap in the conductive line, using the photosensitive film pattern and the conductive line as etch masks.

11. The method of claim 9, wherein the etching of the first and second interlayer dielectric layers comprises:

etching the second portion of the second interlayer dielectric layer using the photosensitive film pattern as an etch mask until a portion of the conductive line defining the gap is exposed, and

etching the first portion of the second interlayer dielectric layer occupying the gap in the conductive line, and the portion of the first interlayer dielectric layer underlying the gap, using the etched second interlayer dielectric layer and the portion of the conductive line defining the gap therein as etch masks.

12. The method of claim 9, wherein the etching of the portion of the conductive line defining the gap therein comprises an anisotropic etching process which produces inclined sidewalls therein, whereby the cross-sectional area of an upper portion of the contact hole is greater than that of a lower portion thereof.

0] C]⁶

 \square_7

1

2

1

2

3

1


2

3

1

2

3



- 14. The method of claim 11, further comprising removing the photosensitive film pattern after the portion of the conductive line defining the gap therein is exposed.
- 15. The method of claim 9, wherein the forming of the conductive line comprises:

forming a dielectric film pattern having a line-shaped opening on the first interlayer dielectric layer; and

depositing conductive material within the line-shaped opening.

- 16. A semiconductor device having a conductive region, a conductive line, and a contact plug having an upper portion, sidewalls and a lower portion defining the bottom thereof, the conductive line being electrically connected to the conductive region via the sidewalls of the contact plug, the conductive region being electrically connected to the conductive line via the bottom of the contact plug, and the cross-sectional area of the contact plug decreasing in a direction extending from the upper portion of the contact plug to the lower portion thereof.
- 17. The semiconductor device of claim 16, wherein the lower portion of the contact plug is self aligned with the critical dimension of the conductive line.
- 18. The semiconductor device of claim 16, wherein the width of the upper portion of the contact plug, as taken in the width-wise direction of the conductive line, is greater than the critical dimension of the conductive line.
- 19. The semiconductor device of claim 16, wherein the conductive region is one of a bit line contact pad, a word line contact pad, a source region, a drain region, a gate electrode, and an interlayer wiring.

20. The semiconductor device of claim 16, wherein the conductive line is one of a bit line, a word line, and an interlayer wiring.